Q&A#06- How can I generate a new clock from a reference clock?

Mar 1, 2019 · 10m 37s
Q&A#06- How can I generate a new clock from a reference clock?
Description

I receiver a question from Sandip. He got my reference, from my post on DDS. The question is: “I want to generate Square of 999kHz, 1000kHz and 1001kHzin VHDL Language...

show more
I receiver a question from Sandip. He got my reference, from my post on DDS.

The question is:
“I want to generate Square of 999kHz, 1000kHz and 1001kHzin VHDL Language and that would be implemented on a Zynq ZC702 evaluation board.
Is it possible by using the DDS.? Can you provide your expertise and comment on it.”

Website
https://surf-vhdl.com

Telegram channel
https://t.me/SurfVhdl

You can contact me
mail: podcast@surf-vhdl.com

Telegram:
https://t.me/francesco_surfvhdl

Teachable courses
https://surf-vhdl.link/courses

Music by Francis Preve - https://www.francispreve.com
show less
Information
Author Francesco Richichi
Organization Francesco Richichi
Website -
Tags

Looks like you don't have any active episode

Browse Spreaker Catalogue to discover great new content

Current

Podcast Cover

Looks like you don't have any episodes in your queue

Browse Spreaker Catalogue to discover great new content

Next Up

Episode Cover Episode Cover

It's so quiet here...

Time to discover new episodes!

Discover
Your Library
Search